Cadlog Blog

News und Updates für die Elektronikbranche

Is length-matching all when routing high-speed signal bundles on a PCB?

Many PCB layout designs are done in a way that bundles of high-speed signal traces like in an address or data bus of a memory system are „length matched“. But there is more to be considered. Wheather or not important, will depend on system requirements. Some aspects are demonstrated in this presentation considering the difference in using inner- versus outer-layers for routing.

Share this post:
Luca ValzaniaIs length-matching all when routing high-speed signal bundles on a PCB?